In this paper, a consistent DC to RF modeling solution for Al gallium nitride (GaN)/GaN high electron mobility transistors is demonstrated that is constructed around a surface-potential-based core. Expressions for drain current and intrinsic terminal charges in the form of surface-potential are used to simultaneously model the DC characteristics and the intrinsic capacitances of a commercial GaN device. Self-heating and trapping effects are incorporated to account for the non-linear nature of the device. We discuss the parameter extraction flow for some of the key model parameters that are instrumental in fitting the DC characteristics, which simultaneously determines the bias-dependent intrinsic capacitances and conductances that significantly eases the RF parameter extraction. Parasitic capacitances, gate finger resistance, and extrinsic bus-inductances are extracted, from a single set of measured non-cold-FET S-parameters, using the model process design kit. The extraction procedure is validated through overlays of broadband (0.5-50 GHz) S-parameters, load-pull and harmonic-balance (10 GHz) simulations against measured data, under multiple bias conditions to successfully demonstrate the model performance at large-signal RF excitations.
I. INTRODUCTION
Gallium Nitride (GaN) HEMTs and their associated RF circuit applications have been a topic of aggressive academic and industrial research over the past couple of decades, due to the commendable level of performance promised by the GaN material system and the heterojunction that it forms with AlGaN, leading to features such as high mobility, high saturation velocity, high sheet carrier density, high breakdown voltage etc [1] , [2] . In order to take full advantage of these properties and to translate them into viable microwave and RF circuit applications, a fully robust and accurate RF GaN HEMT model is of prime importance.
The existing literature encompasses a huge variety of models that are primarily empirical, table-based, artificial neuralnetwork based or X-parameter based models [3] - [14] . High fidelity physics-based compact models for GaN HEMTs, particularly surface-potential-based, are desirable and the industry is looking for them for multiple reasons [15] , [16] . First, GaN technology is still not fully matured and a physics-based model would help a great deal in the device design and therefore in the evolution of the GaN technology itself. Second, a physics-based model offers a relatively smaller set of parameters whose flow of extraction is simple and can be related to the intrinsic device physics, leading to a more meaningful model card. Finally, physicsbased models are inherently scalable with regard to bias, temperature or geometry, which can be of significance to circuit designers so that they can explore a wider design space.
In our previous publications, we demonstrated an analytical calculation of surface potential (SP) in GaN HEMTs used to self-consistently evaluate the drain current and intrinsic charges, from which we obtain the capacitances [17] - [21] . It is named the Advanced SPICE Model for GaN HEMTs (ASM-GaN-HEMT) and is currently under consideration for industry standardization at the Compact Model Coalition (CMC) [22] . In this paper, we aim to present the RF performance of the model under small-signal and large-signal considerations. Moreover, we present a simple RF model parameter extraction procedure wherein only the parasitic components of the intrinsic capacitances are to be extracted using RF measured data whereas the complex bias dependent model is naturally taken care of by fitting the DC-characteristics which is due to the dependence of the intrinsic charges and current on a single quantity, i.e., the surface-potential. As a result, the extraction procedure does not require any complex optimization programs [8] , [12] as opposed to various empirical or artificial neural network based models in which the current source and intrinsic capacitances are essentially disconnected and bias-independent. This serves as our primary motivation for a physics-based RF compact model for GaN HEMTs that could be readily used as an industry standard for design of state-of-the-art RF circuits.
The paper is organized as follows: We briefly revisit the model description in Section II and its DC parameter extraction flow is presented in Section III. Trapping effects and their modeling are discussed in Section IV. In Section V, we carry out the extraction of the multi-bias RF small-signal model valid for a broadband frequency range whereas largesignal performance of the model is studied in Section VI. Finally, conclusions are drawn in Section VII.
II. MODEL DESCRIPTION
The heart of the model is the analytical modeling of surfacepotential (ψ) and its variation with applied gate (V g ) and drain (V d ) biases. More details about ψ calculation can be found in [17] . The expressions for intrinsic gate (Q gi ) and drain (Q di ) charges [19] , [20] and drain current (I d ) [23] after incorporating real device effects (see Fig. 1 ) such as velocity saturation, DIBL, mobility degradation, channel length modulation (CLM) are reproduced in (1)- (3) , as shown at the bottom of this page, for the sake of completeness.
The source charge (Q si ) is derived from charge conservation among Q gi , Q di and Q si , which offers the benefit of obtaining good convergence during simulation, and these quantities are used to compute the intrinsic capacitances. It is worth mentioning that the feature of having a simultaneous solution for the drain current as well as the capacitances offers a significant advantage in terms of parameter extraction at RF as well as accuracy of the S-Parameter simulations. Empirical models lack such an advantage, since the modeling approach followed in such cases involves isolated expressions for capacitances, transconductance, output conductance etc.
The access region (AR) resistance model [24] is appended to the core model in order to capture the significant modulation of the ON-resistance in GaN devices due to large ARs particularly at drain so as to support a high breakdown voltage. The current in the AR is represented as in (4), as shown at the bottom of this page, [24] , where L acc is the AR length, N S0ACCS , V SATACCS and U 0ACCS represent the AR 2DEG sheet carrier density, carrier saturation velocity and mobility respectively.
III. DC PARAMETER EXTRACTION
It is well known that various physical effects within the device are intertwined and, therefore, collectively influence the values of parameters. It makes the direct extraction of parameters complicated for the users, and may demand significant number of device measurements for the parameter extraction process. For instance, in order to extract parameters that govern the AR resistances, a set of TLM measurements might come very handy, however, absence of such data might make it tedious to directly extract not only AR resistance model parameters but also other parameters as well. In this work, we turn our focus on certain key model parameters, listed in Table 1 , and extract their values using fitting or data identification under different bias regions so that the different physical effects can be decoupled. The device under test (DUT) is a 125 nm GaN device with a gate periphery of 10 × 90 μm, and AR lengths of 200 nm and 1.7 μm between the gate-to-source and gate-to-drain nodes respectively. Fig. 2 has the intermediate plots where in parameters are extracted by identification from data or tuning within certain bias ranges.
To start with, Fig. 2 (a) has the I d − V g plot in linear and log scale for multiple V d conditions. V OFF can be identified from the data as the V g value at which I d begins to rise, marking the end of the subthreshold region. It can also be quantified using the well-known g m -derivative or constant current method. The extracted value of V OFF should correspond well with the I d − V g log plot. This gives a good starting value of V OFF and can be fine-tuned for better fitting. In the same plot, parameters N FACTOR , C DSCD , η 0 and V DSCALE can be extracted from the log scale curves under subthreshold region. N FACTOR is the subthreshold slope parameter and can be optimized to fit the subthreshold slope for low V d values. Once N FACTOR has been set, the parameter η 0 can be optimized to adjust DIBL or V OFF -degradation with increasing V d . Alternately, η 0 can be extracted from inspecting the data. The shift in subthreshold curves between linear and saturation V d values for same current should give a rough estimate of η 0 whereas V DSCALE determines the rate at which V OFF changes with increasing V d . The degradation in subthreshold slope with increasing V d is decided by C DSCD .
The low field mobility parameter U 0 is adjusted by fitting the low V d and low V g data conditions in the I d − V g linear plot so that mobility as a result of degradation from the vertical field as well as field along the channel can be safely assumed to be U 0 . The Fig. 2(b) and its zoomed inset highlight the fitting results after optimizing U 0 .
The AR parameters N S0ACCS and V SATACCS are extracted from I d − V d linear and saturation regions respectively as shown in Fig. 2(c) and 2(d) . N S0ACCS is instrumental in 312 VOLUME 5, NO. 5, SEPTEMBER 2017 deciding the ON-resistance whereas V SATACCS settles the saturation current level. Self-heating effect (SHE) is modeled using the standard R − C network approach, which consists of a thermal resistance (R TH0 ) and a thermal capacitance (C TH0 ). The change in voltage at the thermal node gives the rise in temperature ( T), which is added to the nominal temperature (T NOM ) at which the device is operating. The negative slope for high current I d − V d regions in the DC − IV plots, shown in Fig. 2(e) , illustrates the SHE as predicted by the model and allows extraction of parameter R TH0 . The flow described above is summarized in Fig. 3 .
IV. MODELING OF TRAPPING EFFECTS
An accurate trap model is crucial in order to estimate the large-signal RF behaviour of GaN HEMTs. A reduction in output power of RF power amplifiers as compared to the expected theoretical output power (V pp I pp /8) is ascribed to the various manifestations of trapping such as current collapse, knee walkout, drain-lag, gate-lag etc [25] - [28] . Pulsed IV characterization in dual-pulse mode at a pulse frequency of 1000 Hz with a duty-cycle of 0.02 %, as indicated in Fig. 4 , is performed under multiple quiescent drain and gate bias conditions such that both the gate and the drain voltages are pulsed simultaneously from the quiescent bias point. The pulse width of 200 ns and the measurement window of 40 ns within these 200 ns is short enough to ensure iso-thermal and VOLUME 5, NO. 5, SEPTEMBER 2017 313 Table 2 to fit model and measured data for (a−b). A sufficiently broad frequency range (≈ 10 GHz) is observed for extraction for which frequency-independent behavior of SS − EC elements is seen after which inductive effects dominate.
iso-dynamic measurement of the pulsed-IV characteristics.
From Fig. 5 we observe that the four most important parameters, in which dispersion due to trapping should be modeled, are V OFF , η 0 , C DSCD and the drain/source AR resistances (R ds ). We model this with 2 R − C sub-circuits shown in Fig. 4 . The node voltages V trap1 and V trap2 , which represent effects due to gate and drain lag respectively, are fed back into the model to update V OFF , η 0 , C DSCD and R ds , given as
where V OFFTR , η 0TR , C DSCDTR , R TR1 and R TR2 are used as parameters. Shown in Fig. 5 are accurate model fits for pulsed I d − V g and I d − V d for multiple quiescent bias conditions, validating the proposed trap model.
V. RF PARAMETER EXTRACTION
RF small-signal equivalent circuit (SS − EC) is shown in Fig. 6 . The overall SS − EC has gate (GMF) and drain (DMF) manifolds or pads, feeding the signals to gate and drain ports respectively. It also has the source manifold (SMF) or via-holes, through which the source-pad is connected to the back-plane metallization. Beyond the manifolds are bus-inductances L xg , L xd and L xs that represent the connection between the pads and the actual DUT, which itself is governed by the process design kit (PDK). The zoomed inset shows the equivalent circuit representation of the intrinsic DUT featuring parasitic capacitances C GS,p , C GD,p and C DS,p and access resistances R g , R d and R s . With the bulk of the parameter extraction exercise done for DC − IV in Section III, the transconductance (g m ), output conductance (g ds ), intrinsic capacitances (C gs,i , C gd,i and C ds,i ) and intrinsic gate resistance (R g,i ) are simultaneously determined since they depend on a single quantity, i.e., ψ. Additionally, AR resistances, R d and R s , are also fitted while extracting values for N S0ACCS and V S0ACCS during DC parameter extraction. So, we now are only left with the task of extracting the parasitic capacitances and the gate finger resistance (R g,f ) in addition to the inductances.
Keysight's ADS simulator is used to perform all the model simulations. Broadband S-parameters (0.5 − 50 GHz) measured under multiple bias conditions are used for RF parameter extraction. The manifolds are deembedded and Sparameters for each of the manifolds in the form of 2-port S-parameter files are obtained using on-wafer Thru Reflect Load (TRL) deembedding [29] , [30] . The extrinsic-level measurements, obtained after deembedding the manifolds, are henceforth employed for parameter extraction. We start with the intrinsic element extraction following the standard low-frequency Y-parameter based approach [31] . It must be 314 VOLUME 5, NO. 5, SEPTEMBER 2017 FIGURE 8. Large resistors R gs and R gd are included in the intrinsic SS − EC to capture the differential gate resistance accounting for current flowing through the gate-source and gate-drain Schottky diodes respectively. Their inclusion significantly impacts the overall gate resistance (R g ) at low frequencies as shown in Fig. 8(a) . R sub and C sub are included to capture the substrate loss at the output port. It must be noted that AR resistances R s and R d have been omitted since their impact is already embedded in g m and g ds as described in Section III. noted that due to the inclusion of the AR model in the core model, as explained in Section III, we can use it to our advantage by omitting R s and R d from the intrinsic SS − EC since their effect on g m and g ds is already captured. This significantly simplifies our hand-analysis for RF parameter extraction without compromising on the accuracy due to omission of AR resistances as reported in [31] . The overlays of measured and modeled plots for intrinsic SS − EC elements plotted against frequency are shown in in g m at low frequencies in our model is due to self-heating, and decided by the values of self-heating parameters R TH0 and C TH0 . However, their bias dependence is already taken care of by the core surface-potential-based model. The quasiindependence of these elements against frequency, which is a standard benchmark to verify the validity of the proposed RF model, is observed for nearly 10 GHz giving us a significant extraction range before which inductive effects come into the picture. It must be noted that R g increases abruptly as we move to lower frequencies (see Fig. 8(a) ), which can be ascribed to the differential gate-channel resistances seen in GaN devices due to current flowing through gate-source and gate-drain diodes [32] . We model it by including large resistors R gs and R gd across gate-source and gate-drain terminals as shown in Fig. 8(b) . Nonetheless, we still find a substantial frequency range for extraction of gate finger resistance R g,f = R g − R g,i as illustrated in Fig. 8(a) . The extracted values of parasitic capacitances and resistances are shown in Table 2 .
Substrate loss is captured using the standard RC series network across the drain and source nodes as shown in Fig. 8(b) . The substrate network affects the g ds -dispersion observed at low frequencies which in turn affects S 22 of the device. Ideally, the time constant corresponding to the RC substrate network should be determined by low frequency Y-parameters. Since the broadband S-parameter measured data for the device at our disposal starts from 500 MHz, we therefore cannot extract the exact values of R sub and C sub . So, a convenient time constant is chosen such that it accounts for gds-dispersion well below 500 MHz while giving the best fits at the same time. In our case, its value was set to 50 μs or 20 kHz.
It is interesting to note that the extrinsic inductances and the bias-dependent intrinsic capacitances resonate at higher 316 VOLUME 5, NO. 5, SEPTEMBER 2017 frequencies, a manifestation of which is the occurrence of dips and peaks in extrinsic-level Y-parameters, as shown in Fig. 9 as an illustrative example. These features can be used to extract the bus-inductances, tabulated in Table 3 , in order to match the peaks corresponding to measured and modeled Y-parameters. As can be seen, the model is highly accurate in capturing the resonating behavior for multiple bias conditions due to varying capacitances with bias, thereby acting as an alternate way of validating the model extraction procedure. The negative value of L xs can be ascribed to an improper calibration or de-embedding of the pad parasitics.
To conclude the RF parameter extraction process, overlays of the broadband S-Parameters for a frequency range of 0.5 − 50 GHz are shown in Fig. 10 A high level of correlation between the measured data and the model for a wide variety of bias conditions is observed, which is an important model capability as far as design of various PA classes under varying drain supply voltages is concerned. Also, the model is accurate in predicting the bias-dependence of the kink-effect in S 22 , which can be of significance in design of the output matching network for PAs [34] . The entire parameter extraction flow is straightforward and does not require any optimization algorithms as is summarized in Fig. 11 .
VI. LARGE-SIGNAL MODEL BEHAVIOR
To examine the large-signal performance of the proposed model, correlations between measured and model generated Output-Power (P OUT ) and Power-Added-Efficiency (PAE) load-pull plots are made. Shown in Fig. 12(a) is the ADS load-pull schematic using the model PDK and device extrinsic components. The measured load-pull data is obtained using load tuners from Focus Microwaves with an inputpower (P IN ) level of 22 dBm at 10 GHz fundamental frequency. To get a deeper clarity on the impact of load impedances on P OUT and PAE, the load-pull data reinterpreted into discrete load sweeps is compared for both measured data and model estimations in Fig. 12(b)-12(i) . The variation of P OUT and PAE and their mutual trade-offs as real and imaginary parts of the load are swept is captured accurately by the model. Table 4 are the values of optimum load impedances obtained through load-pull contours for maximum P OUT and PAE under different gate bias conditions. In Fig. 13(a)-13(d) , the overlays for measured and modeled contours exhibit high degree of resemblance which highlights the capability of the proposed model to capture the non-linear nature of GaN HEMTs responsible for predicting P OUT and PAE. Since the load-pull data is measured at pad-level, the model representation requires us to append the extracted manifolds from Section V to VOLUME 5, NO. 5, SEPTEMBER 2017 317 the extrinsic-level model in the ADS simulator as shown in Fig. 12(a) . Finally, power-sweep simulations are performed to study the model performance when the device is driven into compression as shown in Fig. 14 . The load impedances are set for maximum PAE. The model does a decent job in predicting the non-linear behavior of the device particularly gain compression after the device hits the non-linearity and the subsequent peaking of PAE at power back-off. Such accuracy is achieved for multi-bias conditions with the help of precise modeling of trapping and self heating phenomena during large signal operation. These results indicate the readiness of the model to be used as an industry standard for GaN HEMT based state-of-the-art RF circuit design.
Given in

VII. CONCLUSION
A surface-potential-based RF large-signal model for GaN HEMTs was demonstrated and successfully validated against measured data for a commercial GaN device. It was shown that fitting the model for DC-IV characteristics would automatically generate the small-signal equivalent circuit for RF simulation due to the self-consistency between the device intrinsic charges and current, except for the extraction of parasitic capacitance and gate resistance, which need to be extracted using standard procedures. Additionally, trapping effects were modeled using RC circuits and broadband S-parameters were used to validate the RF model. Furthermore, the model capability to predict load-pull contours and their corresponding maxima for varying loadimpedances was shown, which could be handy for an accurate first-pass power amplifier design.
